(1) Publication number:

européan Patentamt

(g)

(g)

## **EUROPEAN PATENT APPLICATION**

(21)

H 01 F 51/16, H 01 L 21/76 (5) Int. CL.3: H 01 L 21/265

(15) Application number: 80304583.0

08.ST.8T : gnilit to ata (55)

(71) Applicant: FUJITSU LIMITED 1015, Kamasaki-shi Kanagawa 211(JP) Kawasaki-shi Kanagawa 211(JP)

72 Inventor: Sakurai, Junji 7-11, Seta 4-chome Setagaya-ku

7-11, Seta 4-chome Setagaya-ku Tokyo 158(JP)


(22) Inventor: Kamioka, Hajime 370-40, Kamikashio-cho Totsuka-ku Yokohama-shi Kanagawa 244(JP)

(74) Representative: Sunderland, James Harry et al, Buildings Chancery Lane
Buildings Chancery Lane
London WC2A 1AT(GB)

- ev aezaar qu ev.sr.rs :viinoinq @€
- (43) Date of publication of application: 15.07.81 Bulletin 81/28
- (84) Designated Contracting States:

A semiconductor integrated circuit device and a method of fabricating such a device.

An oxide layer 104 is formed on a semiconductor substrate 101 by selective oxidation. Thereby the edges 104A of a trate 101 by selective oxidation. Thereby the edges value alound window in the oxide layer 104 have edges which are naturally agreed. Using the oxide layer 104 as a mask, a buried layer is flat at the centre of the window, curves up to the surface of the surface of the window, curves up to the surface of the sentre of the window, curves up to the surface of the semite of the window, curves up to the surface of the the centre of the window, curves up to the surface of the the centre of the window, curves up to the surface of the the centre of the window, curves up to the surface of the part of the buried layer 105B is exposed by etching of the oxide layer 104, and a contact region 110 is formed at that exposed part.



EP 0 032 022 A

10312717 -1-

A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND The present invention relates to a semiconductor integrated circuit device and a method of fabricating such a device.

Conventionally, a transistor in a bipolar integrated circuit device has a structure as indicated in Figure 1 of the accompanying drawings which is a schematic cross-sectional diagram. In Figure 1, 1 is a p type semiconductor substrate; 2 is an N type epitaxial layer formed on the substrate 1; 3 is an N type

semiconductor substrate; 2 is an N type epitaxial layer formed on the substrate 1; 3 is an N type base region formed on the substrate 1; 3 is an N type isolation loss of the epitaxial layer 2; 4 is a P type isolation region formed to extend to the substrate 1 from the region formed to extend to the substrate 1 from the substrate of the epitaxial layer 2. In addition, 5 surface of the epitaxial layer 2. In addition, 5 lb a type base region formed on or in the epitaxial layer 2 in a region defined within the isolation region

is a P type base region formed on or in the epitaxial layer 2. In addition, 5

is a P type base region defined within the isolation region

4 for the formation of an active element; 6 is an N<sup>+</sup>

type emitter region formed within the base region 5;

20 7 is an N<sup>+</sup> type collector contact region formed within the epitaxial layer 2.

film covering the surface of the epitaxial layer 2;

film covering the surface of the epitaxial layer 2;

11 is a collector electrode; 10 is a base electrode; and

12 is an emitter electrode; 10 is a base electrode; and

13 is a collector electrode.

the transistor consists of the  $N^+$  type buried layer 3 and the  $N^+$  type collector contact region 7. Collector series resistance can be reduced and the operating speed characteristic can be improved (that is, operating

.

ç

they contact one another. one another and, when possible, in such a way, that and the collector contact region 7 in proximity to speed can be increased) by forming buried layer 3

concentration extends between the collector contact result, the epitaxial layer 2 of lower impurity does not extend down to the buried layer 3. with almost the same depth as the emitter region 6 and with the emitter region 6 and as a result it is formed contact region 7 is generally formed simultaneously the bipolar transistor of Figure 1, the collector However, in a production method for fabricating

It has been attempted to form the collector contact in collector series resistance is not achieved. region 7 and the buried layer 3, so that a reduction

steps required. results in an increase in the number of fabrication and the collector contact region 7 separately, but this region 7 more deeply by forming the emitter region 6

date: December 23rd, 1974). in Japanese Patent Application No. 50-364 (application present applicant has proposed the following method in the fabrication methods for such formation, the a collector in a conventional bipolar transistor and In order to overcome such difficulties of forming

25

20

91

g

type silicon semiconductor substrate 21. 30 to a thickness of about 1 Am on the surface of a P an insulating film 22 of silicon dioxide is formed drawings, which is a schematic cross-sectional view, That is, as indicated in Figure 2 of the accompanying

Then, as illustrated in Figure 3 of the accompanying

45° by a proper selection of etching conditions. is provided with a taper of an inclination of about The edge 23A of the window 23 in the insulating film 22 a part of the semiconductor substrate 21 is exposed. removed by etching, thus forming a window 23 in which view, parts of the insulating film 22 are selectively drawings, which is another schematic cross-sectional

Thereafter, phosphorus ions (P<sup>+</sup>) are implanted into the semiconductor substrate 21 using the insulating film 22 as a mask, and thereby, as illustrated in Figure 4 of the accompanying drawings, which is another schematic cross-sectional diagram, an M<sup>+</sup> type buried layer 24 is formed. The M<sup>+</sup> type buried layer 24 is formed. The M<sup>+</sup> type buried layer constant depth) but is inclined and changes continuously in depth at areas just under the inclined portions of the insulating film 22 and part of the buried layer of the insulating film 22 and part of the semiconductor substrate 21 and the insulating film 22.

Then, the insulating film 22 is removed, and as more than inclined insulating film 22 is removed, and as

illustrated in Figure 5 of the accompanying drawings, which is another schematic cross-sectional diagram, an insulating film 25 is newly formed on the surface of the semiconductor substrate 21.

Thereafter, a window is provided in the insulating

film 25, and phosphorus ions (P<sup>7</sup>) are implanted

o into a P type region 26 which is surrounded by the

N<sup>+</sup> type layer 24, and thereby, as illustrated

type buried layer 24, and thereby, as illustrated

in Figure 6 of the accompanying drawings, which is

another schematic cross-sectional diagram, an N<sup>+</sup> type

cenitter region 27 and an N<sup>+</sup> type collector contact

region 28 are formed. The P type region 26 provides

a base region. In Figure 6, 29, 30 and 31

are respectively an emitter electrode, a base electrode

and a collector electrode.

and a collector electrode.

and a part of that N<sup>+</sup> type buried layer is led up to the surface of the semiconductor substrate by means of only a single ion implantation step. Therefore, it is sufficient for the purposes of leading out the collector electrode, to form the collector contact region 28 to the same depth as the emitter region 27, and thereby the production process can be simplified as compared with that required for the realization of the

However, in the method illustrated in Figures 2 to 6, structure illustrated in Figure 1.

of the window 23 by changing the etching solution film 22, a tapered portion is formed at the edge 23A That is, after providing the window 23 on the insulating insulating film 22 in the process illustrated in Figure 3. inclination at the edge 23A of the window 23 on the it is difficult to form a tapered portion with a desired

the process of forming a window 23 with a desired OI or by changing the mask used for etching, thus making

According to the present invention there is provided inclination angle and size troublesome and difficult.

is provided with a window having an edge which is of a semiconductor substrate, which insulating layer wherein an insulating layer is formed on the surface a method of fabricating a semiconductor circuit device,

buried layer is flat at the centre of the window and turns the insulating layer as a mask, in such a manner that the and a buried layer is formed in the substrate, using tapered (which tapers down to the surface of the substrate)

According to the present invention there is also the window. up to the surface of the substrate towards the edge of

centre of the window, and curves up to the surface of an active region, a buried layer which is flat at the and having a window with the edge tapered for defining layer formed on a surface of the semiconductor substrate comprising a semiconductor substrate, an insulating provided a semiconductor integrated circuit device

one conductive region thereof. by the buried layer and employing the buried layer as and a circuit element formed in the region surrounded the semiconductor substrate adjacent the edge of the window,

An embodiment of the present invention can provide

the leadingout of the buried layer. a bipolar integrated circuit device, which facilitates a structure for an element having a buried layer, in An embodiment of the present invention can provide

a structure for an element having a buried layer, in a bipolar integrated circuit device, such that integration density in the device can be improved.

An embodiment of the present invention can provide

a method of fabrication of an element having a buried layer, in a bipolar integrated circuit device, which facilitates the leading out of the buried layer to the surface of a semiconductor substrate in which the element is formed.

An embodiment of the present invention can provide a method of fabrication of an element having a buried layer, in a bipolar integrated circuit device, whereby integration density can be improved.

The present invention can also be applied to

10

ς

 $1^{2}$ L semiconductor integrated circuit devices. Briefly, an embodiment of the present invention provides a semiconductor integrated circuit device having a semiconductor substrate, an insulating layer formed on the surface of the semiconductor substrate,

formed on the surface of the semiconductor substrate,

o with a window therein, having inclined edges, for
defining an active region of the semiconductor substrate,
active region of the semiconductor substrate and
turns up to the surface of the semiconductor substrate

sctive region of the semiconductor substrate

turns up to the surface of the semiconductor substrate

substrate

turns up to the surface of the semiconductor substrate

25 with a certain curvature in areas below the edges of the window in the insulating layer, and a circuit element structured in the active region and surrounded by the buried layer which provides one conductive region of the element.

30 An embodiment of the present invention also provides

An embodiment of the present invention also provides a method of fabricating a semiconductor integrated circuit device comprising steps for:

forming an insulating layer having a window therein

forming an insulating layer having a window therein with tapered or inclined edges by selectively oxidizing the surface of a semiconductor substrate, defining an active region within the window

provided in the insulating layer, implantation, into the

thus to form an ion implanted layer which is formed

as a mask, semiconductor substrate using the insulating layer

into the insulating layer from the surface of the semiinsulating layer and moreover which extends continuously correspondence to the tapering edge portions of the to the surface of the semiconductor substrate in by the insulating layer, and which extends upwards at uniform depth in areas of the substrate not masked

OI conductor substrate,

exposing at least a part of the ion implanted layer

semiconductor substrate surrounded by the ion implanted layer is taken to be a buried layer, in the region of the forming a circuit element, wherein the ion implanted removing surface portions of the insulating layer, and at the surface of the semiconductor substrate by

layer.

Reference is made, by way of example, to the

20 Figure 1 is a cross-sectional diagram illustrating accompanying drawings, in which:-

in a bipolar integrated circuit device; the structure of a conventional bipolar transistor

of producing a bipolar transistor previously proposed diagrams for assistance in explanation of a method Figures 2 to 6 are respective cross-sectional

ph the present applicant;

present invention; and a bipolar integrated circuit device embodying the diagrams illustrating a first process for fabricating Figures 7 to 13 are respective cross-sectional

circuit device , in this case an  ${\rm I}^{\Sigma}$  device, embodying a second process for fabricating a bipolar integrated diagrams, and Figure 16 is a plan view, illustrating Figures 14 and 15 are respective cross-sectional

Figures 7 to 13 illustrate a process embodying the present invention.

transistor in a bipolar integrated circuit device the present invention for fabricating a bipolar

A P type silicon (Si) substrate 101 with an impurity embodying the present invention.

prepared. concentration of about 1 x  $10^{15}$  atoms/cm<sup>3</sup> is first

Figure 7. nitride film 102 as a mask. This is illustrated in surface of the silicon substrate 101 using the silicon 101 by ion implantation of boron ions ( $B^+$ ) into the  $cm^3$  is lormed at the surface of silicon substrate with a concentration (of impurity) as high as 1 x  $10^{17}$  atoms/ element is to be formed) and a channel cut layer 103 substrate 101 (e.g. on a region where a circuit formed on an active region of the surface of the silicon S Next, a silicon nitride film 102 is selectively

Thereafter, the surface of the silicon substrate 101

illustrated in Figure 8. formed to a thickness of about 1.1  $\mu$ m. This is and thereby a silicon dioxide film (SiO $_2$ ) layer 104 is employing the silicon nitride film 102 as a mask is oxidised using a selective oxidation process

SI

silicon nitride film 102 along the boundary between the a part of it progresses beneath the bottom of the dioxide layer 104 is formed in such a manner that employing silicon nitride film 102 as a mask, the silicon As a result of the selective oxidation process

dioxide layer 104 of which the edge 104A is inclined active region, is defined by andsurrounded by the silicon portion of the silicon substrate 101, namely the When the silicon nitride film 102 is removed, the exposed causing the formation of a so-called "bird's beak". silicon nitride film 102 and the silicon substrate 101,

in Figure 9, an N type buried layer of 2 x 1019 atoms/cm in and dosage l x 10 stoms/cm. As a result, as illustrated conditions are as follows: acceleration energy 400 KeV, layer 104 as a mask. For example, the ion implantation into the silicon substrate 101 using the silicon dioxide Thereafter, phosphorus ions ( $P^{+}$ ) are implanted or tapered or curved.

is formed at a depth of 5000Å to 6000Å within the silicon

An active region 101A of the silicon substrate 101 substrate 101 under the silicon dioxide layer 104. layer 104 and appears at the surface of the silicon under the tapered edge 104A of the silicon dioxide by the tapering angle or curvature of edge 104A, of the silicon substrate 101, in a fashion provided or curves up to or comesup close to the surface Namely, the N type buried layer 105 gradually approaches inclined edge 104A of the silicon dioxide layer 104. of the silicon substrate 101 beneath the tapered or 105A come into contact with each other at the surface type buried, layer 105 and the ion implantation within the silicon dioxide layer 104, and the  $\mathrm{M}^+$ layer 105A is formed at a depth of 4000Å to 4500Å by the silicon dioxide layer 104, and an ion implantation substrate 101 where the substrate 101 is not covered

concentration of such N type active region 101A, When it is required to further increase impurity Gaussian distribution) in the ion implanted region. because the phosphorus ions are normally distributed phosphorus ion implantation. Such inversion is effected concentration of about 1 x  $10^{17}$  atoms/cm by such inverted to an N type region with a surface impurity

surrounded by the  $N^{+}$  type buried layer 105 is

implantation energy. ions into the active region 101A by reducing ion this can be done by further implantation of phosphorus

to ion implantation is enhanced to about twice that of the etching speed of parts which have been subjected In the etching of the silicon dioxide layer 104, buried layer 105 is exposed. This is shown in Figure of such etching process, the edge 1058 of the  $N^{+}$  type to 4500Å are easily etched. In addition, as a result damaged silicon dioxide layer to a depth of about 4000Å ion implantation, parts beneath the surface of the series etching solution. As a result of the phosphorus layer 104 is removed by etching using a fluoric acid Thereafter, the surface of the siltcon dioxide

parts not subjected to ion implantation. Therefore, termination of etching for parts which have been subject to ion implantation can be detected easily by observing etching speed changing points.

Thereafter, a silicon dioxide film 106 is formed

to a thickness of about 2000Å by a thermal oxidation process on the surface of the active region 101Å. Then a window is selectively provided on the silicon dioxide film 106 and/or boron ions are implanted using a photoresist layer (not illustrated) formed on the silicon dioxide film 106 as a mask, and thereby a P type base region 107 is formed on the active region 101Å. For example, such boron ion implantation can be carried out under such condition that acceleration can be carried out under such condition that acceleration can be carried out under such condition that acceleration of a tesult, the base region 107 is formed to a thickness of about 1500Å. This is shown in Figure 11.

106 where it covers the base region 107 and where it covers exposed portion 105B of the N<sup>+</sup> type buried layer 105 and a phospho-silicate glass (PSG) layer 108 is then formed to a thickness of about 6000Å layer 104 and silicon dioxide layer 106. A well known CVD (chemical vapour deposition) method can be used for formation of PSG layer 108.

Then, phosphorus is diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and some and diffused from the PSG layer 108 and

by heat treatment and thereby an  $N^+$  type emitter region 109 and an  $N^+$  type collector contact region 110 with a surface concentration of 1 x  $10^{20}$  atoms/cm and a depth of about 2000Å are formed.

The base region 107 reaches a depth of 3000K because boron ions advance by diffusion. This is shown in Figure 12.

Next, windows are formed selectively on the PSG layer 108 and silicon dioxide film 106, and moreover an aluminium layer is deposited to a thickness of about 1 Am by an evaporation method covering the windows and PSG layer 108. In succession, the aluminium layer

is selectively removed by etching to form an emitter electrode 111, a base electrode 112, and a collector electrode 113. This is shown in Figure 13.

In the bipolar transistor structure indicated with reference to Figures 7 to 13, N<sup>+</sup> type buried layer 105 which forms a portion for leading out the substrate at curved end parts thereof, and thereby connection to collector contact region 110 can be effected easily; as a result collector region series resistance can be made very small series resistance can be made very small

series resistance can be made very small.

Therefore, high speed operation can be realized

by the bipolar transistor structure.

In addition, since the formation of the collector

contact region 110 does not require the utilization of a wider area than necessary for other steps, a bipolar transistor structured as in Figures 7 to 12 can be made small in size, thus realising higher integration density in an integrated circuit device.

According to the embodiment of thepresent invention

described above, since the silicon dioxide layer formed by a selective oxidation process is used as a mask for obtaining a buried layer, the edge of the window provided by the mask is naturally tapered or curved. Therefore, the fabrication processes involved in an embodiment of the present invention are much simplified as compared with the prior method wherein the edge is provided with with the prior method wherein the edge is provided with

20

91

for the edge of a window of the mask used for forming
the buried layer.
Moreover, since,in the embodiment of the present

invention illustrated above, the emitter region and collector contact region are formed in the same process step, fabrication steps can be simplified.

Furthermore, according to the embodiment of the present invention described above, the buried layer is formed by an ion implantation method and circuit elements

such as a transistor are formed in a part of the semiconductor substrate surrounded by the buried layer, so that an epitaxial layer forming process which is required in the prior proposal of Figure 1 is no longer necessary and thereby fabrication processes

Figures 14 to 16 illustrate an Integrated Injection Logic ( $\rm I^2L$ ) device, and the fabrication of such a device, according to another embodiment of the present invention. The  $\rm I^2L$  device is formed by using similar techniques

to those described above in connection with Figures 7 to 13. Thus, a buried layer (203) can be formed which curves upwards .. towards the semiconductor substrate surface. The buried layer is formed using an oxide film (202), formed by selective oxidation, as a mask, so that curved or tapered edges of the

oxide film are naturally provided. Figure 14 shows that a silicon dioxide layer 202 having

a tapered edge is grown on the surface of an N type silicon substrate 201 by a selective oxidation method and then  $N^+$  type buried layers 203 are formed by phosphorus ion implantation using the silicon dioxide

layer 202 as a mask.

are simplified.

Thereafter, P type regions 204A, 204B, 205A, 205B 25 are formed by selective diffusion of boron or by boron ion implantation in the active regions surrounded by the  $M^+$  type buried layers 203. Here, since the silicon dioxide layer 202 which is used as the mask for ion implantation is formed with a tapered edge, the  $M^+$  implantation is formed with a tapered edge, the  $M^+$  silicon substrate 203 rise to the surface of the silicon substrate 201 along the tapered edge.

the buried layer 203 is performed under conditions, for example, such that acceleration energy is 400 KeV and the dosage 1 x  $10^{15}$  atoms/cm<sup>2</sup>. The ion implantation for obtaining the P type regions 204, 205 is performed under conditions, for example, such that

The foregoing ion implantation for obtaining

acceleration energy is 50 KeV and the dosage is 1 x 1014

stoms/cm<sup>2</sup>.

91

Figure 15 illustrates that, after exposing parts

by etching, a silicon dioxide film 206 is formed on the of the silicon dioxide layer 202 damaged by ion implantation of the N type buried layers 203 by removing parts

electrodes are formed by providing windows in the regions 205A, 205B and N type region 201; and then emplanting arsenic ions (ash) into the P type windows in the silicon dioxide film 206 and by 207B, 207C and 207D and 208A, 208B are formed by providing surface of the active region; N type regions 207A,

the metal layer. such as aluminium and selectively removing parts of silicon dioxide film 206 and depositing a metal layer

under conditions, for example, such that acceleration The ion implantation of arsenic is carried out

as illustrated in Figure 15. Figure 16 shows a plan view of the  ${\rm L}^2{\rm L}$  device energy is 80 KeV and the dosage is 5 x  $10^{15}$  atoms/cm<sup>2</sup>.

and N type regions 201 as base regions. with the P type regions 204A, 204B used as injectprs within regions surrounded by the  $N^{\text{T}}$  buried layer 203 regions 205A, 205B form lateral PNP transistors regions 204A, 204B,N type regions 201 and P type 20 In the structure shown in Figures 15 and 16, P type

emitter lead out portions, P type regions 205A and 205B for which the N type buried layers 203 are used as and 207D form vertical NPN transistors respectively 205A and 205B and N type regions 207A, 207B, 207C

In addition, N type regions 201, P type regions

electrodes 211A, 211B are respectively used as electrodes of vertical NPM transistors. Moreover, electrode of lateral PNP transistors and as emitter electrodes and electrode 210 is used as a base Electrodes 209A, 209B are respective injector 207B, 207C and 207D are used as collector regions. are used as base regions and N type regions 207A,

collector electrodes of lateral PNP transistors and as

base electrodes of vertical NPM transistors. Thus, electrodes 212A to 212D form collector electrodes of the vertical NPM transistors.

In such a structure embodying the present invention, since N<sup>+</sup> type buried layers 203 extend up to the surface of the semiconductor substrate, connection between an emitter region and an emitter contact region 208 of a vertical NPN transistor can be made very easily and thereby emitter region series resistance can be kept very small.

Since an emitter region electrode is deposited at the surface of the silicon substrate 201, connection with a lead wire leading out the electrode can be easily effected.

Furthermore, since the P type injector regions 204A, 204B are surrounded by N<sup>+</sup> type buried layers 203 except for surfaces of the injector regions facing P type regions 205A, 205B, a lesser amount of carriers (holes) injected are lost and injection efficiency of the lateral PNP type transistors can be improved.

illustrated in Figures 14 to 16, since a silicon dioxide layer formed by a selective oxidation process is used as a mask for forming a buried layer 203, the required tapered portion is formed naturally at the edge of a window in the mask. For this reason the silicon dioxide layer 203 of which the edge extends up to the surface of the silicon substrate 201 can be formed surface of the silicon substrate 201 can be formed

According to the embodiment of the present invention

very easily.

30

12

Thus, an embodiment of the present invention provides a structure for a semiconductor integrated which circuit device includes circuit elements such as a bipolar transistor for example, in which a buried layer method using an insulating layer formed by an ion implantation therein the edge of which window is tapered at the surface of a semiconductor substrate, as a mask. A part of of a semiconductor substrate, as a mask. A part of the buried layer appears at the surface of the semiconductor

substrate, thus providing for establishment of connection to electrodes. Such a circuit element is formed in an active region surrounded by the buried layer.

Integrated circuit device comprising; a semiconductor substrate, an insulating layer formed on a surface of the edge tapered for defining an active region, a schive region of semiconductor substrate defined by said insulating layer and is extending up to the surface of said semiconductor substrate defined by said insulating layer and is extending up to the surface of said semiconductor substrate with the portion near the window of said insulating layer curved, and a circuit window of said insulating layer curved, and a circuit window of said insulating layer curved, and a circuit window of said insulating layer curved, and a circuit window of said insulating layer curved, and a circuit window of said insulating layer considered as the one conductive region.

A semiconductor integrated circuit device comprising; a semiconductor substrate having one conductivity type, an insulating layer formed on a surface of said edge tapered for defining an active region, a buried edge tapered for defining an active region, a buried.

layer of the opposite conductivity type which is

flat the centre of the active region defined by said

insulating layer and is extending up to the surface

the window of said insulating layer curved, the first

region of the opposite conductivity type which is

surrounded by said buried layer in said active region,

a region of one conductivity type formed in said first

a region of the opposite conductivity type, the second

region of the opposite conductivity type, the second

region of the opposite conductivity type, the second

region of the opposite conductivity type, which is formed in said region one conductivity type, and a bipolgr circuit element where said buried layer is used as the leading portion of said first region of opposite conductivity type.

A semiconductor integrated circuit device comprising; a semiconductor substrate of one conductivity type, an insulating layer formed on a surface of said semiconductor substrate and having a window with the edge

with the edge tapered by selectively oxidizing forming the insulating layer having a window integrated circuit device comprising the steps for; 20 A method for fabricating a semiconductor of one conductivity type. is used as a leading out portion of said first region ςŢ injection logic element where said buried layer of opposite conductivity type, and an integrated one conductivity type formed within said first region region of one conductivity type, the second region of separately in a lateral direction within said first regions of opposite conductivity type being formed in said element forming region, the lirst and second conductivity type surrounded by said buried layer insulating layer curved, the first region of one substrate with the portion near the window of said and is extending up to the surface of said semiconductor of the active region defined by said insulating layer of one conductivity type which is flat at the centre tapered for defining an active region, a buried layer -91-

forming the insulating layer having a window with the edge tapered by selectively oxidizing the surface of a semiconductor substrate, defining an active region by said window provided on said semiconductor substrate using said insulating layer set the mask, forming an ion implanted layer which is formed at the equal depth in the area not masked by said insulating layer, extending up to the surface said insulating layer, extending up to the surface of said semiconductor substrate corresponding to said tapering at the edge portion of said insulating layer and moreover extending continuously into said insulating layer layer trom the surface of said semiconductor substrate,

layer is considered as the buried layer in the region of said semiconductor substrate surrounded by said ion

exposing at least a part of said ion implanted layer to the surface of said semiconductor substrate by removing

the surface portion of said insulating layer, and forming a circuit element where said ion implanted

implanted layer.

CLAIMS

and turns up to the surface of the substrate towards buried layer is flat at the centre of the window insulating layer as a mask, in such a manner that the and a buried layer is formed in the substrate, using the is tapered (which tapers down to the surface of the substrate), layer is provided with a window having an edge which surface of a semiconductor substrate, which insulating device, wherein an insulating layer is formed on the A method of fabricating a semiconductor circuit

continuous manner into the insulating layer from the  $\frac{1}{2}$  tapering of the window, and extends a surface of the substrate in correspondence with the not masked by the insulating layer, turns up to the has a constant depth in a region of the substrate the buried layer is formed in such a manner that it the window with an edge which is tapered, and wherein the surface of the substrate, thereby to provide insulating layer is formed by selective oxidation of A method as claimed in claim 1, wherein the the edge of the window.

buried layer is formed by ion implantation of impurities A method as claimed in claim 1 or 2, wherein the surface of the substrate.

a part of the buried layer is exposed by removing a A method as claimed in claim 1, 2 or 3, wherein into the substrate and insulating layer.

A method as claimed in claim 4, wherein a contact portion of the insulating layer.

wherein a circuit element is formed in that part of the A method as claimed in any preceding claim, region is formed at the exposed part of the buried layer.


A method as claimed in claim 6, wherein the circuit substrate above and surrounded by the buried layer.


element is an  $I^{\lambda}$ L element. A method as claimed in claim 6, wherein the circuit element is a bipolar element.

wherein the semiconductor substrate is of one conductivity A method as claimed in any one of claims I to 6,

A device as claimed in claim 12 or 13, wherein a the semiconductor substrate. insulating layer is formed by solvetive oxidation of A device as claimed in claim E, wherein the region thereof. layer and employing the buried layer as one conductive element formed in the region surrounded by the buried substrate adjacent the edge of the window, and a circuit window and curves up to the surface of the semiconductor buried layer which is flat at the centre of the window therein the edge of which is tapered, and a on a surface of the semiconductor substrate having a a semiconductor substrate, an insulating layer formed 12. A semiconductor integrated circuit device comprising method as claimed in any one of claims 1 to 10. 11. A semiconductor circuit device fabricated by a lead out portion for the first region. is lormed in which the buried layer is used as a region, and an integrated injecting logic element conductivity type, is formed within the said first first region, a fourth region, of the said one are formed separately in a lateral direction within the third regions, of the opposite conductivity type, surrounded by the said buried layer, ' second and of the said one conductivity type, is formed which is said one conductivity type, and wherein a first region, conductivity type and the buried layer is of the wherein the semiconductor substrate is of one A method as claimed in any one of claims 1 to 6, lead out portion for the said first region. formed in which the buried layer is used as a the second region, and a bipolar circuit element is of the said opposite conductivity type, is formed in type, is formed in the first region, a third region, buried layer, a second region, of the said one conductivity conductivity type, is formed which is surrounded by the type, and wherein a first region of the said opposite type and the buried layer is of the opposite conductivity

contact region is formed at a part of the said buried layer at the surface of the semiconductor substrate.








42

ES AES

12.








## 0035055

Application number

## **Е**ИВОРЕА ВЕРВЕТ



EPO Form 1503.1 06.78

EL 80 30 ¢283

DOCUMENTS CONSIDERED TO BE RELEVANT  X KK.)  The A - 53 87672 (NIPPON DENKI 1-7,9, 11-14, 12-	геи	The Hague 31-03-1981 FRANSEN The Hague 31-03-1981			
The properties of decorment with indication, where appropriate, of selected foreign and properties, of selected foreign and properties, of selected foreign and figures.  X (X.K.)  Y (X.K					
X X X X X X X X X X X X X X X X X X X	8: member of the same patent				
X X	X: particularly relevant A: technological background D: non-written disclosure P: intermediate document the invention T: theory or principle underlying the invention D: document cited in the application Listing application Listing application Listing application		lating bathtub collector for a planar transistor", pages 1635- 1636, complete and * Page 1636, complete and		
X (Citation of document with Indication, where appropriate, of relevant passages)  X (Citation of document with Indication, where appropriate, of relevant fociety to citation of passages  X (K.K.)  X (K.K.)  The A - 53 87672 (NIPPON DENKI 1-14)  X (MEWS AUS DER TECHNICK, Volume 1978, 1-2, 1978, 10 10 10 10 10 10 10 10 10 10 10 10 10		l	, October 1971,	Vol. 14, no. 5,	A
Citation of document with indication, where appropriate, of relevant passages  X	H 01 L 21/265	'8-⊆	i, April 1977, al. "Bipolar suits without epi- page 4151.	vol. 19, no. 11 New York, US A.E. MICHEL et integrated circ taxial layers",	х
Styre  Clasion of document with indication, where appropriate, of relevant to claim  Clasion of document with indication, where appropriate, of relevant to claim  X  X  X  X  X  X  A  A  A  A  A  A  A	TECHNICAL FIELDS (CID: (CID)		ohne Epitaxie",	"Herstellung bi ter Schaltunger abstract 465,	
Stegory Citation of document with Indication, where appropriate, of relevant Relevant to claim  To claim	97/15	197 197 197	figures * CHNIK, volume 1978,	* Abstract and NEWS AUS, June 15,	
DOCUMENTS CONSIDERED TO BE RELEVANT  CLASSIFICATION (Int. CL.*)				bassages	Свівдогу
			TNAVELER DE OT GEREC	DOCUMENTS CONSI	